Go to the source code of this file.
Defines | |
#define | _ABLE_CLIB_ABLE_IOMD_H 1 |
#define | DMA_EXT_IO0 1 |
#define | DMA_EXT_IO1 2 |
#define | DMA_EXT_IO2 4 |
#define | DMA_EXT_IO3 8 |
#define | DMA_END_S (1 << 31) |
#define | DMA_END_L (1 << 30) |
#define | DMA_CR_C 0x80 |
#define | DMA_CR_D 0x40 |
#define | DMA_CR_E 0x20 |
#define | DMA_ST_OFL 4 |
#define | DMA_ST_INT 2 |
#define | DMA_ST_AB 1 |
Enumerations | |
enum | iomd_regs_e { IOMD_CONTROL = (IOMD_BASE + 0x000), IOMD_KARTTX = (IOMD_BASE + 0x004), IOMD_KARTRX = (IOMD_BASE + 0x004), IOMD_KCTRL = (IOMD_BASE + 0x008), IOMD_IOLINES = (IOMD_BASE + 0x00C), IOMD_IRQSTATA = (IOMD_BASE + 0x010), IOMD_IRQREQA = (IOMD_BASE + 0x014), IOMD_IRQCLRA = (IOMD_BASE + 0x014), IOMD_IRQMASKA = (IOMD_BASE + 0x018), IOMD_IRQSTATB = (IOMD_BASE + 0x020), IOMD_IRQREQB = (IOMD_BASE + 0x024), IOMD_IRQMASKB = (IOMD_BASE + 0x028), IOMD_FIQSTAT = (IOMD_BASE + 0x030), IOMD_FIQREQ = (IOMD_BASE + 0x034), IOMD_FIQMASK = (IOMD_BASE + 0x038), IOMD_T0CNTL = (IOMD_BASE + 0x040), IOMD_T0LTCHL = (IOMD_BASE + 0x040), IOMD_T0CNTH = (IOMD_BASE + 0x044), IOMD_T0LTCHH = (IOMD_BASE + 0x044), IOMD_T0GO = (IOMD_BASE + 0x048), IOMD_T0LATCH = (IOMD_BASE + 0x04c), IOMD_T1CNTL = (IOMD_BASE + 0x050), IOMD_T1LTCHL = (IOMD_BASE + 0x050), IOMD_T1CNTH = (IOMD_BASE + 0x054), IOMD_T1LTCHH = (IOMD_BASE + 0x054), IOMD_T1GO = (IOMD_BASE + 0x058), IOMD_T1LATCH = (IOMD_BASE + 0x05c), IOMD_IRQSTATC = (IOMD_BASE + 0x060), IOMD_IRQREQC = (IOMD_BASE + 0x064), IOMD_IRQCLRC = (IOMD_BASE + 0x064), IOMD_IRQMASKC = (IOMD_BASE + 0x068), IOMD_VIDMUX = (IOMD_BASE + 0x06c), IOMD_IRQSTATD = (IOMD_BASE + 0x070), IOMD_IRQREQD = (IOMD_BASE + 0x074), IOMD_IRQCLRD = (IOMD_BASE + 0x074), IOMD_IRQMASKD = (IOMD_BASE + 0x078), IOMD_ROMCR0 = (IOMD_BASE + 0x080), IOMD_ROMCR1 = (IOMD_BASE + 0x084), IOMD_DRAMCR = (IOMD_BASE + 0x088), IOMD_VREFCR = (IOMD_BASE + 0x08C), IOMD_FSIZE = (IOMD_BASE + 0x090), IOMD_ID0 = (IOMD_BASE + 0x094), IOMD_ID1 = (IOMD_BASE + 0x098), IOMD_VERSION = (IOMD_BASE + 0x09C), IOMD_MOUSEX = (IOMD_BASE + 0x0A0), IOMD_MOUSEY = (IOMD_BASE + 0x0A4), IOMD_DMATCR = (IOMD_BASE + 0x0C0), IOMD_IOTCR = (IOMD_BASE + 0x0C4), IOMD_ECTCR = (IOMD_BASE + 0x0C8), IOMD_DMAEXT = (IOMD_BASE + 0x0CC), IOMD_ASTCR = (IOMD_BASE + 0x0CC), IOMD_IO0CURA = (IOMD_BASE + 0x100), IOMD_IO0ENDA = (IOMD_BASE + 0x104), IOMD_IO0CURB = (IOMD_BASE + 0x108), IOMD_IO0ENDB = (IOMD_BASE + 0x10C), IOMD_IO0CR = (IOMD_BASE + 0x110), IOMD_IO0ST = (IOMD_BASE + 0x114), IOMD_IO1CURA = (IOMD_BASE + 0x120), IOMD_IO1ENDA = (IOMD_BASE + 0x124), IOMD_IO1CURB = (IOMD_BASE + 0x128), IOMD_IO1ENDB = (IOMD_BASE + 0x12C), IOMD_IO1CR = (IOMD_BASE + 0x130), IOMD_IO1ST = (IOMD_BASE + 0x134), IOMD_IO2CURA = (IOMD_BASE + 0x140), IOMD_IO2ENDA = (IOMD_BASE + 0x144), IOMD_IO2CURB = (IOMD_BASE + 0x148), IOMD_IO2ENDB = (IOMD_BASE + 0x14C), IOMD_IO2CR = (IOMD_BASE + 0x150), IOMD_IO2ST = (IOMD_BASE + 0x154), IOMD_IO3CURA = (IOMD_BASE + 0x160), IOMD_IO3ENDA = (IOMD_BASE + 0x164), IOMD_IO3CURB = (IOMD_BASE + 0x168), IOMD_IO3ENDB = (IOMD_BASE + 0x16C), IOMD_IO3CR = (IOMD_BASE + 0x170), IOMD_IO3ST = (IOMD_BASE + 0x174), IOMD_SD0CURA = (IOMD_BASE + 0x180), IOMD_SD0ENDA = (IOMD_BASE + 0x184), IOMD_SD0CURB = (IOMD_BASE + 0x188), IOMD_SD0ENDB = (IOMD_BASE + 0x18C), IOMD_SD0CR = (IOMD_BASE + 0x190), IOMD_SD0ST = (IOMD_BASE + 0x194), IOMD_SD1CURA = (IOMD_BASE + 0x1A0), IOMD_SD1ENDA = (IOMD_BASE + 0x1A4), IOMD_SD1CURB = (IOMD_BASE + 0x1A8), IOMD_SD1ENDB = (IOMD_BASE + 0x1AC), IOMD_SD1CR = (IOMD_BASE + 0x1B0), IOMD_SD1ST = (IOMD_BASE + 0x1B4), IOMD_CURSCUR = (IOMD_BASE + 0x1C0), IOMD_CURSINIT = (IOMD_BASE + 0x1C4), IOMD_VIDCUR = (IOMD_BASE + 0x1D0), IOMD_VIDEND = (IOMD_BASE + 0x1D4), IOMD_VIDSTART = (IOMD_BASE + 0x1D8), IOMD_VIDINIT = (IOMD_BASE + 0x1DC), IOMD_VIDCR = (IOMD_BASE + 0x1E0), IOMD_DMASTAT = (IOMD_BASE + 0x1F0), IOMD_DMAREQ = (IOMD_BASE + 0x1F4), IOMD_DMAMASK = (IOMD_BASE + 0x1F8) } |
#define _ABLE_CLIB_ABLE_IOMD_H 1 |
#define DMA_CR_C 0x80 |
#define DMA_CR_D 0x40 |
#define DMA_CR_E 0x20 |
#define DMA_END_L (1 << 30) |
#define DMA_END_S (1 << 31) |
#define DMA_EXT_IO0 1 |
#define DMA_EXT_IO1 2 |
#define DMA_EXT_IO2 4 |
#define DMA_EXT_IO3 8 |
#define DMA_ST_AB 1 |
#define DMA_ST_INT 2 |
#define DMA_ST_OFL 4 |
enum iomd_regs_e |