<
/ x G x G > > ?{Gz? Top Route2 Route3 Route4 Route5 Route6 Route7 Route8 Route9
Route10 Route11 Route12
Route13 Route14 Route15 Bottom Pads Vias Unrouted Dimension tPlace bPlace tOrigins bOrigins tNames bNames tValues bValues tStop bStop tCream bCream !" tFinish "! bFinish #$ tGlue $# bGlue %& tTest &% bTest '( tKeepout (' bKeepout )*
tRestrict *)
bRestrict ++
vRestrict ,, Drills -- Holes .. Milling // Measures 00 Document 11 Reference 34 tDocu 43 bDocu [[ Nets \\ Busses ]] Pins ^^ Symbols __ Names `` Values % e + xZ9 7 0Ko@W2 6 PC VALUE1 _6\ " >NAME , @! ~WE , @xI! ~OE , @@! ~CE g< SUP , VCC , e GND d w $ l 8 - 0 - * {X 1 * LX 2 * AX 3 * X 4 * X 5 * ,kX 6 * dX 7 * 1 X 8 * Ԕ X 9 * X 10 * D[ X 11 * | X 12 * ! X 13 * X 14 * ) 15 * ! ) 16 * | ) 17 * D[ ) 18 * ) 19 * Ԕ ) 20 * 1 ) 21 * d) 22 * ,k) 23 * ) 24 * ) 25 * A) 26 * L) 27 * {) 28 1 xI"( >NAME " nNdnN 1 ~J"( >VALUE" nN1 nNd |" " nN nN1 " nN " nN > /f ] - SOP28 " 3o ̿ o 4@ " 3o 4@:4@ " 3:4@:̿ " 3:̿ o ̿ 1 > >NAME 1 2 >VALUE+ () * 1 + &() * 2 + () * 3 + ^R() * 4 + () * 5 + () * 6 + 2() * 7 + () * 8 + jJ () * 9 + | () * 10 + () * 11 + > () * 12 + () * 13 + vB () * 14 + vB * 15 + * 16 + > * 17 + * 18 & 3ƳXNL< & 3bXL< & 3X*L< & 3HX"\L< & 36zXL< & 3ҫXZL< & 3nXL< & 3
X" L< & 3@ X.T L< & 3Br Xʅ L< & 3ޣ Xf L< & 3z X L< & 3 X L< & 38 X:L L< & 38 :L & 3 & 3z & 3ޣ f + | * 19 + jJ * 20 & 3Br ʅ & 3@ .T + * 21 + 2 * 22 & 3
" & 3n + * 23 + * 24 & 3ҫ Z & 36z + ^R * 25 + * 26 & 3H "\ & 3 * + & * 27 + * 28 & 3b & 3Ƴ N memory-bsi memory-bsi BS62LV256* BS62LV256
32k x 8bit SRAM memory-bsi BS62LV256 memory-bsi DIL28-6 Dual In Line Package 0.6 inch Small Outline Package S晙